. Snubbing of the Output Capacitance of the Device: In a conventional PWM circuit the outout capacitance of the synchronous rectifier will need to be snubbed the same as an oSrv lodging rise to frequency related loss terms. In the circuit used for comparison °n Z ptper! resonant operation was assumed where the synchronous rectifier output capacitance becomes part of the resonant circuit.
• Timine of the Gate Drive Signals: Improper timing of the synchronous rectifier can lead to oiSptag conduction of tile rectifiers. Cross conduction of the rectifiers may cause XtionTLsseTin the primary switch similar to reverse recovery losses due to output Ite Goss conduction of the switches can also increase secondary currents significantly fncreasin?snubber requirements. In the topology considered, the uansfoimer votage change slowly enough Ld the source impedance is high enough, mere is not sigmficant cross conduction losses. HFPC . MAY 
Figure 2. Output Rectification With Synchronous Rectifiers
• Connection of a Parallel Diode: If the gate drive does not provide continuous conduction of the output rectifiers, large voltage transients can be produced across the synchronous rectifiers. To control these transients, diodes are placed across the synchronous rectifiers. At high frequency, reverse recovery of these diodes becomes an issue and Schottky diodes are preferred. With UMOS or DMOS devices, the Schottky's need to be carefully selected so the MOSFET internal diode does not conduct. In the GaAs VFET structure, there is no parasitic diode and smaller (less capacitance) diodes can be used.
• Losses Due to Gate Resistance: Large gate resistance in the synchronous rectifier degrades efficiency in three ways. It limits how quickly the devices can be turned on and off, giving rise to gate drive timing uncertainty and the cross conduction problems described previously. If a resonant gate drive is used, the gate resistance degrades the circuit Q and losses. Finally, the drain voltage of the synchronous rectifier changes when it is not conducting, forcing current through the device's drain to gate capacitance. This current flows through the gate resistance producing additional loss. This puts a requirement of low gate resistance on the synchronous rectifier.
• Cost and Area of the Synchronous Rectifiers: Currently, synchronous rectifiers have found limited use due to the large silicon areas to achieve low drops. Typical HEXFET technology, with a 50-volt rating, produces about 2 m-ohm centimeter-squared specific resistance. To achieve a 0.20 volt drop at 50 amps requires 1.3 square centimeters of silicon or about six size 4 devices. DMOS technology promises to drop specific resistances to 0.5 m-ohm centimeter-squared. This paper reports even further reductions with silicon UMOS and GaAs VFET technology. Area requirements will drop significantly with these new technologies.
This paper reports rectifier development in support of a 100 watt per cubic inch, 95% efficient, 1.5 volt/67 amp power supply. To achieve the high power density requires moving the switching frequency into the 2 to 4 MHz range. A resonant topology is considered which allows zero voltage turn on and turn off of the synchronous rectifier, minimizing snubbing ^ements Sd easing the gate drive timing requirements. This paper presents the results of a trade smdy deteLning whether a synchronous rectifier based on silicon UMOSFETs or on GaAs VFETs wouSTave a lower loss in a particular topology. An expression for minimum rectifier loss in 71 circuit is developed. A figure of merit is then defined which allows direct companson of device dissipation. This figure of merit also allows the losses of a particular device to be minimized. Results of two dimensional modeling and device experiments for the two approaches support a comparison of the two technologies.
LOSS MECHANISMS AND MINIMIZATION
To properly compare the efficiency of the two rectifier technologies, the minimum loss of each approach needs to be calculated. This minimum is obtained by relating the loss mechamsms of the rectifiers to the die area. The minimum loss can be then be found by optimizing tiie die areas. A figure of merit can be developed by which different devices can be compared to find the one that results in minimum size for a given total power loss.
Synchronous rectifier loss fits into two categories, conduction loss and switching loss. In the case of synchronous rectifiers operated in a resonant circuit, driven by a center tapped transformer output, conduction loss (Pc) considered for a pair of rectifiers can be written,
where Io = rms power supply output current Rsr = Synchronous Rectifier Resistance
The rectifiers, when operated in a resonant circuit, will be switched with zero volts across them. Because the rectifiers switch with no voltage across them, the only switching loss that occurs is associated with the gate drive. Since a dissipative gate drive is being used, as much energy is lost in the drive circuit as is delivered to the gate. Assuming a low leakage gate capacitance, power dissipated as switching loss can be written;
where Ciss = synchronous rectifier input capacitance Vdr = peak gate drive voltage f = supply operating frequency For a pair of rectifiers, the gate switching loss is twice that shown above.
Other loss terms associated with switching loss and strongly influenced by the gate characteristics of the rectifier are: driver shoot-through loss, the loss caused by driving the driver input capacitance dissipatively, and the inefficiency of developing driver power. While these loss terms must be dealt with when attempting to minimize losses, this paper examines the simplified case where only the conduction loss (Pc) and gate switching loss (Psw) are included. This will rtffiefs^tftfc n as°e; ' *°* ^^ ** *" ^^ ^ ToBi te fo ' * P* -
An expression can be developed to minimize the loss of a rectifier by relating resistance and jut capacnance to are, This can be seen in Figure 3 which (4) where A = Die Area Rsp = Specific Resistance Csp = Specific Capacitance 2 t-3.00e-9 4.50e-9 6.00e-9 7.50e-9 9.00e-9
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Figure 3. Rectifier Loss Versus Area
The loss equation can then be differentiated with respect to area and an optimum area can be found to be:
The optimum loss can then be written as;
Previous work [3] defined a technology factor which was the product of device specific gate input-capacitance and specific on-resistance. This technology factor has been used as a figure of merit by which devices have been compared. This figure of merit, however, has the shortcoming that it is does not recognize specific resistance is a function of gate drive voltage or that switching losses can increase at higher drive levels. As the gate drive voltage increases, the on-resistance decreases. This allows a second level of optimization; there is a minimum loss ' where the product of the specific resistance, specific capacitance and gate drive voltage squared is minimum. This paper recommends a new figure of merit as;
which allows direct comparison of devices with varying gate drive requirements.
Silicon UMOSFET
Power MOSFETs with breakdown voltage in the 10-50 V range, operated as synchronous rectifiers, have been suggested to replace Schottky diodes in the output stage of power supplies for output voltages below 5 volts. These power MOSFETs must have the lowest possible specific on-resistance to minimize the conduction losses. It has already been theoretically and experimentally demonstrated that the UMOSFET structure is superior to the DMOSFET structure [5] [6] [7] [8] [9] Most of the work has been devoted to devices that will support 50 volts with the lowest reported specific on-resistance of about 600 uQcm 2 at a gate drive voltage of 20 volts. A power UMOSFET with a breakdown voltage of 30 volts has been also reported with a rather large specific on-resistance of 1370 uQcm 2 for V G = 10 V [5] .
This section describes a new silicon power MOSFET structure, called modified mode field effect transistor (MODFET), having an ultralow on-resistance approaching 100 pQcm for a gate bias of 15 V and 200-450 uQcm 2 for a gate bias of 5 V with a breakdown voltage of 25 V. This improved performance resulted from not only the inherent features of UMOSFET in eradicating the JFET pinching effect and increasing the cell packing density, but the unique feature of the MODFET where currents flow via an accumulation layer rather than spreading into the drift region.
The vertical cross sections of the proposed device (MODFET) and the conventional UMOSFET are shown in Figure 4 . The principal difference is the presence of the extended gate which penetrates the n-drift region to the n+ substrate. The on-state current flows pnmanly along an accumulation layer formed on the trench sidewall. Unlike the conventional UMOSFET, the drift region resistance does not contribute to the on-resistance. As a result, the doping concentration can be as low as possible for the drift region. For this reason, the breakdown voltage of the MODFET device is determined by the punch through structure formed by the p-base/n-/n+ region as long as the oxide in the gate-drain overlapping region is sufficiently thick to support the voltage. For the conventional UMOSFET, however, an optimum doping concentration in the drift region must be used to achieve the desired breakdown voltage and reduce the on-resistance. With higher concentration, a deeper junction of the p-base region will be required to prevent reach-through breakdown due to the effect of concentration compensation. This is unlikely in the MODFET devices because of the difference in doping concentration between the p-base and n-drift regions. The measured electrical properties of fabricated devices for two cases (MODFET A and B) are presented in Table 1 . The typical output I-V characteristics for one of the devices is shown in Figure 5 . About 21-24 V drain to source breakdown voltages (BV) were observed in the off state and the measured threshold voltages (V T ) were in the 1 V range. The specific on-resistances were measured at a pulsed gate bias of 5 volts. Although lower on-resistance can be obtained using higher gate biases, a 5 V gate bias was chosen to reduce gate drive losses for the synchronous rectifier application. Since a penalization technique for polysilicon was not available, a remote region having a shortened n+/p-base structure was employed with the source contact located outside the trench regions as indicated by the side contact in Figure 4a . To account for the additional resistances caused by the lateral current flow in the n+ region, two dimensional numerical simulations were carefully performed using parameters measured from the fabricated test elements. These results were in excellent agreement with each other and, hence, adopted to determine the specific on resistance. From the experimental results, the R on sp increases as the gate oxide thickness (t ox ) increases (see Table I ), and decreases with the reduced p-base junction depth (shorter inversion channel) due to the lower electron mobility in the inversion region as compared with the accumulation j region. This trend is also seen in the simulations and analytical calculations. The present data \ show that the experimental R,^ is about 1.4 times higher than the simulated one. Using a thinner gate oxide and better control of RIE-induced damage by process refinement could improve the channel mobility and thus reduce the specific on-resistance even further. \ Data on two previously reported devices (UMOSFET C [5] and D [9] ) are also compared in Table 1 . The gate drive voltage for these devices is much higher than that used to obtain the data for the MODFET devices. When this factor is taken into account, it can be concluded that the MODFET structure is superior to the conventional UMOSFET structure by a factor of 2 to 4 times.
GaAs Device
For high frequency and high current switching vertical channel FETs, or VFETs, are another choice. The basic VFET structure, also called static induction transistor(SIT) [10] , [11] , is shown in Figure 6 . Due to its multichannel conduction, the VFET generally has higher current handling capability per unit area than DMOS and UMOS under the same breakdown voltage requirement. High power 1-GHz operation was demonstrated [12] in silicon VFET technology using a diffused surface gate design. Theoretically, VFETs fabricated from GaAs should have another factor 4 to 8 higher current switching capability than silicon VFETs [13] . However, neither GaAs VFETs using a buried gate [14] nor a Schottky gate structure [15] could realize the performance predicted by theoretical calculation. This was caused by the process difficulty of fabricating GaAs VFETs with both low gate and low source resistance. This difficulty was overcome recently at Texas Instruments. Using a buried gate structure, with 1 amp GaAs VFETs were designed and fabricated resulting with the following performance.
Voltage Gain: > 4 On-resistance: < 68 mohms at Vg = 0 volts Gate capacitance: < 336 pF at Vg = 0 volts Gate resistance: < 3 ohms Switching time: < 2 nS at Id = 1 ampere Conclusions 5.0 Table 2 presents a comparison of the theoretical and measured silicon and GaAs output rectifier performance. When used as an output rectifier in a resonant power supply operating at 2.5 MHz and with a dissipative drive, it is predicted that a GaAs VFET will have 1.4 watts of loss compared to over 5 watts for the silicon device. Measured performance has not quite reached the theoretical predictions. As expected, the more mature silicon experimental device is closer to its theoretical limits than the GaAs device. Both experimental results indicate that there is good correlation with prediction, and that high efficiency rectification is achievable. Table 2 also shows device switching times of the GaAs have been demonstrated to be better than 2 nanoseconds. Our construction techniques limited the silicon device switching speeds so we were not able to do a comparison. This paper presented a theoretical and experimental comparison of silicon and GaAs synchronous rectifiers. Optimum silicon UMOSFET and GaAs VFET structures were described. Predicted performance based on two dimensional simulations and analytical models were presented. GaAs was found to have a predicted figure of merit ten times better than silicon leading to one third the losses in the GaAs parts. Experimental devices were constructed to verify the analysis and test results from these devices is presented. Good correlation was achieved between the calculations and measurements. Based on these calculations and experiments, GaAs will play a key role in maximizing the efficiencies of low voltage power 
